Split sge_nm_rxq fields into three cachelines.
Submitted by: Marc De La Gueronniere <mdelagueronniere@verisign.com>
MFC after: 1 week
Sponsored by: Verisign, Inc.
Differential D17869
cxgbe: Fix false sharing between t4_nm_intr and cxgbe_netmap_rxsync bwicht_verisign.com on Nov 6 2018, 1:23 PM. Authored by Tags None Referenced Files
Details
Split sge_nm_rxq fields into three cachelines. Submitted by: Marc De La Gueronniere <mdelagueronniere@verisign.com>
Diff Detail
Event TimelineComment Actions How about using __aligned(CACHE_LINE_SIZE) like the rest of the driver and let the compiler figure out the padding? |