diff --git a/cad/Makefile b/cad/Makefile index 2cca46611f66..2248b9d2b435 100644 --- a/cad/Makefile +++ b/cad/Makefile @@ -1,152 +1,153 @@ COMMENT = CAD tools SUBDIR += NASTRAN-95 SUBDIR += PrusaSlicer SUBDIR += abc SUBDIR += admesh SUBDIR += adms SUBDIR += alliance SUBDIR += appcsxcad SUBDIR += archimedes SUBDIR += astk-client SUBDIR += astk-serveur SUBDIR += atlc SUBDIR += brlcad SUBDIR += calculix SUBDIR += calculix-ccx SUBDIR += camotics SUBDIR += caneda SUBDIR += cascade SUBDIR += cascade-compiler SUBDIR += chipvault SUBDIR += csxcad SUBDIR += cura SUBDIR += cura-engine SUBDIR += cvc SUBDIR += digital SUBDIR += dinotrace SUBDIR += ecpprog SUBDIR += electric SUBDIR += electric-ng SUBDIR += fasm SUBDIR += fdm_materials SUBDIR += feappv SUBDIR += fidocadj SUBDIR += freecad SUBDIR += freehdl SUBDIR += fritzing SUBDIR += gds3d SUBDIR += gdsreader SUBDIR += gdt SUBDIR += geda SUBDIR += gerbv SUBDIR += gmsh SUBDIR += gnucap SUBDIR += gplcver SUBDIR += graywolf SUBDIR += gspiceui SUBDIR += gtkwave SUBDIR += horizon-eda SUBDIR += ifcopenshell SUBDIR += impact SUBDIR += irsim SUBDIR += iverilog SUBDIR += jspice3 SUBDIR += k40-whisperer SUBDIR += kicad SUBDIR += kicad-devel SUBDIR += kicad-doc SUBDIR += kicad-library-footprints SUBDIR += kicad-library-footprints-devel SUBDIR += kicad-library-packages3d SUBDIR += kicad-library-packages3d-devel SUBDIR += kicad-library-symbols SUBDIR += kicad-library-symbols-devel SUBDIR += kicad-library-templates SUBDIR += kicad-library-templates-devel SUBDIR += klayout SUBDIR += ktechlab SUBDIR += ldraw SUBDIR += ldview SUBDIR += leocad SUBDIR += lepton-eda SUBDIR += libgdsii SUBDIR += libopencad SUBDIR += librecad SUBDIR += libredwg SUBDIR += librepcb SUBDIR += librnd SUBDIR += logisim SUBDIR += magic SUBDIR += meshdev SUBDIR += meshlab SUBDIR += netgen SUBDIR += netgen-lvs SUBDIR += ngspice_rework SUBDIR += nvc SUBDIR += opencascade SUBDIR += opencascade740 SUBDIR += openctm SUBDIR += openfpgaloader SUBDIR += openroad SUBDIR += openscad SUBDIR += openscad-devel SUBDIR += opentimer SUBDIR += openvsp SUBDIR += oregano SUBDIR += p5-GDS2 SUBDIR += p5-Verilog-Perl SUBDIR += padring SUBDIR += pcb SUBDIR += pcb-rnd SUBDIR += pdnmesh SUBDIR += py-cadquery SUBDIR += py-cq-editor SUBDIR += py-edalize SUBDIR += py-ezdxf SUBDIR += py-gdspy SUBDIR += py-gmsh SUBDIR += py-lcapy SUBDIR += py-ocp SUBDIR += py-phidl SUBDIR += py-pyfda SUBDIR += py-pygmsh SUBDIR += py-pymtl SUBDIR += py-vunit-hdl SUBDIR += python-gdsii SUBDIR += qcad SUBDIR += qcsxcad SUBDIR += qelectrotech SUBDIR += qflow SUBDIR += qmls SUBDIR += qrouter SUBDIR += qucs-s SUBDIR += qucsator SUBDIR += repsnapper SUBDIR += rubygem-gdsii SUBDIR += scotch + SUBDIR += silice SUBDIR += solvespace SUBDIR += sp2sp SUBDIR += spice SUBDIR += stepcode SUBDIR += stm32flash SUBDIR += sumo SUBDIR += surelog SUBDIR += svlint SUBDIR += svls SUBDIR += sweethome3d SUBDIR += tkgate SUBDIR += tochnog SUBDIR += uhdm SUBDIR += uranium SUBDIR += verilator SUBDIR += verilog-mode.el SUBDIR += veroroute SUBDIR += veryl SUBDIR += xcircuit SUBDIR += xyce SUBDIR += yosys SUBDIR += z88 SUBDIR += zcad .include diff --git a/cad/silice/Makefile b/cad/silice/Makefile new file mode 100644 index 000000000000..61a004b8f902 --- /dev/null +++ b/cad/silice/Makefile @@ -0,0 +1,39 @@ +PORTNAME= silice +DISTVERSION= g20221229 +CATEGORIES= cad + +MAINTAINER= yuri@FreeBSD.org +COMMENT= Language that simplifies prototyping and writing algorithms for FPGAs +WWW= https://github.com/sylefeb/Silice + +LICENSE= GPLv3 +LICENSE_FILE= ${WRKSRC}/LICENSE_GPLv3 + +BUILD_DEPENDS= bash:shells/bash +RUN_DEPENDS= ${PYTHON_PKGNAMEPREFIX}edalize>0:cad/py-edalize@${PY_FLAVOR} # examples also require xtclsh from Xilinx + +USES= cmake:noninja python shebangfix +USE_JAVA= yes + +JAVA_VERSION= 17 + +USE_GITHUB= yes +GH_ACCOUNT= sylefeb +GH_PROJECT= Silice +GH_TAGNAME= 6a2beda +GH_TUPLE= sylefeb:LibSL-small:b1942d5:LibSL_small/src/libs/LibSL-small \ + sylefeb:tinygpus:e6429ac:tinygpus/projects/tinygpus \ + ultraembedded:fat_io_lib:0ef5c2b:fat_io_lib/learn-silice/classroom/soc_wave_player/firmware/fat_io_lib + +SHEBANG_GLOB= *.sh *.py + +do-install: + ${INSTALL_PROGRAM} ${BUILD_WRKSRC}/${PORTNAME} ${STAGEDIR}${PREFIX}/bin + ${INSTALL_SCRIPT} ${WRKSRC}/bin/silice-make.py ${STAGEDIR}${PREFIX}/bin + ${REINPLACE_CMD} \ + -i '' \ + -e 's|frameworks_dir = os.path.realpath(os.path.join(make_dir,"../frameworks/"))|frameworks_dir = "${DATADIR}/frameworks"|' \ + ${STAGEDIR}${PREFIX}/bin/silice-make.py + cd ${WRKSRC} && ${COPYTREE_SHARE} frameworks ${STAGEDIR}${DATADIR} + +.include diff --git a/cad/silice/distinfo b/cad/silice/distinfo new file mode 100644 index 000000000000..08c895e4a2d3 --- /dev/null +++ b/cad/silice/distinfo @@ -0,0 +1,9 @@ +TIMESTAMP = 1673143292 +SHA256 (sylefeb-Silice-g20221229-6a2beda_GH0.tar.gz) = 5577d91ccac7e26204a034d262faa6107bbf06fdefe7107b3a5670364384f59c +SIZE (sylefeb-Silice-g20221229-6a2beda_GH0.tar.gz) = 42949179 +SHA256 (sylefeb-LibSL-small-b1942d5_GH0.tar.gz) = dbea9ba30c4e40e3e9e6da840e90eb9e0a91b0355dc3ae0e72602d70d718d8fd +SIZE (sylefeb-LibSL-small-b1942d5_GH0.tar.gz) = 72760 +SHA256 (sylefeb-tinygpus-e6429ac_GH0.tar.gz) = 5e1cdfae1b81402acbeb118f350537599fd74cb8e2bc486ea6cb753ffe8f0d05 +SIZE (sylefeb-tinygpus-e6429ac_GH0.tar.gz) = 1435993 +SHA256 (ultraembedded-fat_io_lib-0ef5c2b_GH0.tar.gz) = a88b5a3b0707931e7b2689d8f886b7dac53c9c4262aa9b3938d91a065c114079 +SIZE (ultraembedded-fat_io_lib-0ef5c2b_GH0.tar.gz) = 52464 diff --git a/cad/silice/pkg-descr b/cad/silice/pkg-descr new file mode 100644 index 000000000000..dada5d378b42 --- /dev/null +++ b/cad/silice/pkg-descr @@ -0,0 +1,3 @@ +Yosys is a framework for Verilog RTL synthesis. It currently has +extensive Verilog-2005 support and provides a basic set of synthesis +algorithms for various application domains. diff --git a/cad/silice/pkg-plist b/cad/silice/pkg-plist new file mode 100644 index 000000000000..0626d050aa8c --- /dev/null +++ b/cad/silice/pkg-plist @@ -0,0 +1,108 @@ +bin/silice +bin/silice-make.py +%%DATADIR%%/frameworks/boards/README.md +%%DATADIR%%/frameworks/boards/bare/bare.sh +%%DATADIR%%/frameworks/boards/bare/bare.v +%%DATADIR%%/frameworks/boards/bare/board.json +%%DATADIR%%/frameworks/boards/boards.json +%%DATADIR%%/frameworks/boards/crosslink_nx_evn/board.json +%%DATADIR%%/frameworks/boards/crosslink_nx_evn/crosslink_nx_evn.pdc +%%DATADIR%%/frameworks/boards/crosslink_nx_evn/crosslink_nx_evn.sh +%%DATADIR%%/frameworks/boards/crosslink_nx_evn/crosslink_nx_evn.v +%%DATADIR%%/frameworks/boards/de10nano/board.json +%%DATADIR%%/frameworks/boards/de10nano/build.sdc +%%DATADIR%%/frameworks/boards/de10nano/de10nano.v +%%DATADIR%%/frameworks/boards/de10nano/pins.tcl +%%DATADIR%%/frameworks/boards/ecpix5/board.json +%%DATADIR%%/frameworks/boards/ecpix5/ecpix5.lpf +%%DATADIR%%/frameworks/boards/ecpix5/ecpix5.v +%%DATADIR%%/frameworks/boards/fomu/board.json +%%DATADIR%%/frameworks/boards/fomu/fomu-hacker.pcf +%%DATADIR%%/frameworks/boards/fomu/fomu-hacker.sh +%%DATADIR%%/frameworks/boards/fomu/fomu-pvt1.pcf +%%DATADIR%%/frameworks/boards/fomu/fomu-pvt1.sh +%%DATADIR%%/frameworks/boards/fomu/fomu.v +%%DATADIR%%/frameworks/boards/formal/board.json +%%DATADIR%%/frameworks/boards/formal/formal.sh +%%DATADIR%%/frameworks/boards/formal/formal.v +%%DATADIR%%/frameworks/boards/icarus/board.json +%%DATADIR%%/frameworks/boards/icarus/icarus.sh +%%DATADIR%%/frameworks/boards/icarus/icarus.v +%%DATADIR%%/frameworks/boards/icebitsy/board.json +%%DATADIR%%/frameworks/boards/icebitsy/icebitsy.pcf +%%DATADIR%%/frameworks/boards/icebitsy/icebitsy.v +%%DATADIR%%/frameworks/boards/icebreaker/board.json +%%DATADIR%%/frameworks/boards/icebreaker/icebreaker.pcf +%%DATADIR%%/frameworks/boards/icebreaker/icebreaker.sh +%%DATADIR%%/frameworks/boards/icebreaker/icebreaker.v +%%DATADIR%%/frameworks/boards/icestick/board.json +%%DATADIR%%/frameworks/boards/icestick/icestick.pcf +%%DATADIR%%/frameworks/boards/icestick/icestick.sh +%%DATADIR%%/frameworks/boards/icestick/icestick.v +%%DATADIR%%/frameworks/boards/littlebee/board.json +%%DATADIR%%/frameworks/boards/littlebee/littlebee.cst +%%DATADIR%%/frameworks/boards/littlebee/littlebee.sh +%%DATADIR%%/frameworks/boards/littlebee/littlebee.v +%%DATADIR%%/frameworks/boards/mch2022/board.json +%%DATADIR%%/frameworks/boards/mch2022/mch2022.pcf +%%DATADIR%%/frameworks/boards/mch2022/mch2022.sh +%%DATADIR%%/frameworks/boards/mch2022/mch2022.v +%%DATADIR%%/frameworks/boards/minimal/board.json +%%DATADIR%%/frameworks/boards/minimal/minimal.sh +%%DATADIR%%/frameworks/boards/minimal/minimal.v +%%DATADIR%%/frameworks/boards/mojov3/board.json +%%DATADIR%%/frameworks/boards/mojov3/mojov3.ucf +%%DATADIR%%/frameworks/boards/mojov3/mojov3.v +%%DATADIR%%/frameworks/boards/orangecrab/board.json +%%DATADIR%%/frameworks/boards/orangecrab/orangecrab.sh +%%DATADIR%%/frameworks/boards/orangecrab/orangecrab.v +%%DATADIR%%/frameworks/boards/orangecrab/pinout.lpf +%%DATADIR%%/frameworks/boards/riegel/board.json +%%DATADIR%%/frameworks/boards/riegel/riegel.pcf +%%DATADIR%%/frameworks/boards/riegel/riegel.v +%%DATADIR%%/frameworks/boards/techgraph/board.json +%%DATADIR%%/frameworks/boards/techgraph/techgraph.sh +%%DATADIR%%/frameworks/boards/techgraph/techgraph.v +%%DATADIR%%/frameworks/boards/ulx3s/board.json +%%DATADIR%%/frameworks/boards/ulx3s/ulx3s.lpf +%%DATADIR%%/frameworks/boards/ulx3s/ulx3s.sh +%%DATADIR%%/frameworks/boards/ulx3s/ulx3s.v +%%DATADIR%%/frameworks/boards/verilator/board.json +%%DATADIR%%/frameworks/boards/verilator/verilator.sh +%%DATADIR%%/frameworks/boards/verilator/verilator.v +%%DATADIR%%/frameworks/libraries/memory_ports.si +%%DATADIR%%/frameworks/libraries/riscv/ice-v-dual/config_c.ld +%%DATADIR%%/frameworks/libraries/riscv/ice-v-dual/crt0.s +%%DATADIR%%/frameworks/libraries/riscv/ice-v-dual/header.h +%%DATADIR%%/frameworks/libraries/riscv/ice-v-dual/riscv-soc.si +%%DATADIR%%/frameworks/libraries/riscv/ice-v/config_c.ld +%%DATADIR%%/frameworks/libraries/riscv/ice-v/crt0.s +%%DATADIR%%/frameworks/libraries/riscv/ice-v/header.h +%%DATADIR%%/frameworks/libraries/riscv/ice-v/riscv-soc.si +%%DATADIR%%/frameworks/libraries/riscv/riscv-compile.lua +%%DATADIR%%/frameworks/templates/bram_generic.v.in +%%DATADIR%%/frameworks/templates/bram_wmask_byte.v.in +%%DATADIR%%/frameworks/templates/brom_generic.v.in +%%DATADIR%%/frameworks/templates/dualport_bram_altera.v.in +%%DATADIR%%/frameworks/templates/dualport_bram_generic.v.in +%%DATADIR%%/frameworks/templates/dualport_bram_wmask_byte.v.in +%%DATADIR%%/frameworks/templates/simple_dualport_bram_generic.v.in +%%DATADIR%%/frameworks/templates/simple_dualport_bram_wmask_byte.v.in +%%DATADIR%%/frameworks/templates/simple_dualport_bram_wmask_half_bytes.v.in +%%DATADIR%%/frameworks/verilator/README.md +%%DATADIR%%/frameworks/verilator/SPIScreen.cpp +%%DATADIR%%/frameworks/verilator/SPIScreen.h +%%DATADIR%%/frameworks/verilator/VgaChip.cpp +%%DATADIR%%/frameworks/verilator/VgaChip.h +%%DATADIR%%/frameworks/verilator/display.cpp +%%DATADIR%%/frameworks/verilator/display.h +%%DATADIR%%/frameworks/verilator/flyover_simul.gif +%%DATADIR%%/frameworks/verilator/sdr_sdram.cpp +%%DATADIR%%/frameworks/verilator/sdr_sdram.h +%%DATADIR%%/frameworks/verilator/verilator_bare.cpp +%%DATADIR%%/frameworks/verilator/verilator_data.cpp +%%DATADIR%%/frameworks/verilator/verilator_data.h +%%DATADIR%%/frameworks/verilator/verilator_sdram.cpp +%%DATADIR%%/frameworks/verilator/verilator_spiscreen.cpp +%%DATADIR%%/frameworks/verilator/verilator_vga.cpp +%%DATADIR%%/frameworks/verilator/verilator_vga_sdram.cpp