This is likely to aid users implementing 1PPS for NTP or PTP, however
it may also have benefits for hypervisor-emulated hardware.
Whilst this functionality would normally be implemented in puc(4),
the MCS9922 hardware generation appears to implement each UART with
discrete PCI configuration space (one function per UART).
So, puc(4) is not suitable, as it is not intended for single ports of this kind.
Indeed, its implementation actively disallows single ported drivers
from attaching under it (and returns ENXIO in its bus attach callback).