cad/py-verilog-parser: [NEW PORT] Lark-based parser for structural Verilog netlists

PR: 290373
Approved by: yuri@ (Mentor)