User Details
- User Since
- Jul 19 2018, 5:53 PM (404 w, 6 d)
Yesterday
Sun, Apr 19
Fri, Apr 17
Thu, Apr 16
Wed, Apr 15
Mon, Apr 13
Sun, Apr 12
Thu, Apr 2
Tue, Mar 24
Mar 23 2026
Mar 22 2026
Mar 20 2026
Mar 16 2026
Mar 13 2026
Mar 8 2026
Mar 7 2026
Mar 2 2026
Feb 28 2026
Feb 20 2026
Feb 12 2026
Feb 9 2026
Feb 7 2026
Jan 31 2026
Jan 30 2026
Jan 29 2026
Jan 28 2026
Jan 27 2026
Jan 25 2026
Jan 24 2026
Jan 19 2026
@des Please take another look. Do you still want to see the pointer gymnastics?
I ran this and it looks good now:
root@deblndw014x:~ # dmesg | grep mrsas0 mrsas0: <AVAGO Thunderbolt SAS Controller> port 0x8000-0x80ff mem 0xdfa60000-0xdfa63fff,0xdfa00000-0xdfa3ffff irq 26 at device 0.0 on pci1 mrsas0: FW now in Ready state mrsas0: Using MSI-X with 16 number of vectors mrsas0: FW supports <16> MSIX vector,Online CPU 32 Current MSIX <16> mrsas0: mrsas_init_adapter: sc->reply_q_depth 0x7e0,sc->request_alloc_sz 0x1f78, sc->reply_alloc_sz 0x3f00,sc->io_frames_alloc_sz 0x3f100 mrsas0: max sge: 0x46, max chain frame size: 0x400, max fw cmd: 0x3ef sc->chain_frames_alloc_sz: 0xfbc00 mrsas0: Issuing IOC INIT command to FW. mrsas0: IOC INIT response received from FW.
Jan 18 2026
Please add also MFC after one week or so. I don't see it in the summary.
Checked two days in a row. Looks good to me now. Thank you!
Jan 16 2026
This looks decent now. I will install this on a few machines and wait until Monday. Thanks!
Rebase against main
What about the documentation part? It does not mention mit-devel at all.
Jan 14 2026
Closing this in favor of @jrm's simpler solution.
I am fine with that. Thank you for the hard work!
Jan 12 2026
Jan 11 2026
Since there was no agreement whether the author's email address should be updated for a newer one, I am going to clone this one.
There is a typo in the commit message: libbbhyve.
There is a typo in the commit message: libbbhyve.
Address style(9) fixes
Apply style(9) fixes
don't fiddle with SUNPATHLEN
